Abstract-A case study exploring multi-frequency design is presented for a low energy and high performance FFT circuit implementation. An FFT architecture with concurrent data stream computation is selected. An asynchronous and synchronous implementations for a 16-point and a 64-point FFT circuit were designed and compared for energy, performance and area. Both versions are structurally similar and are generated using similar ASIC CAD tools and flows. The asynchronous design shows a benefit of 2.4×, 2.4× and 3.2× in terms of area, energy and performance respectively over its synchronous counterpart. The circuit is further compared with other published designs and shows 0.4×, 4.8× and 32.4× benefit with respect to area, energy and performance.
I. INTRODUCTION
Scaling has enabled the transistor revolution leading to more than a billion transistors on a chip. This allows large, concurrent designs to be built. This growth in complexity has been supported by CAD algorithms and tools enabling the rapid development of complex circuits. However, this CAD has been targeted to the customary clocked design practice that employs a single frequency.
Given the large number of transistors now at our disposal, we feel that designs that operate at multiple frequencies afford an additional avenue for power and performance optimization. Asynchronous design is modular and easily integrates multiple design frequencies. Thus it is a good target for experimenting with multi-frequency designs. The power and performance difference between single and multiple frequency designs is highlighted in the asynchronous domain with two microprocessors. A clocked DLX microprocessor was translated into a single frequency asynchronous design using a "desynchronization" technique [1] . This resulted in the asynchronous design having a small penalty in terms of power, performance and area over its synchronous counterpart. On the other hand, an asynchronous version of the Pentium front end was redesigned to a multi-frequency asynchronous architecture operating at three frequencies: 720MHz for instruction decode, 3.6GHz for instruction selection, and 900MHz for instruction steering and issue [2] . The asynchronous design was fabricated in the same foundry as its commercial counterpart, and achieved three times the performance at half the energy per instruction.
This work applies a multi-frequency approach to the design of an FFT. A multirate FFT architecture was formulated which consists of distributed pipeline stages operating at different frequencies [3] . This FFT design does not use shared memory; rather it employs concurrency and parallel data streams using distributed pipeline elements. This results in high throughput, low energy, and multiple operating frequencies. An asynchronous design using this architecture was implemented using full custom design methods [4] . The low productivity limited that design to a 16-point realization. The work reported here 
implements both clocked and asynchronous 16 and 64 point versions of the multirate FFT architecture. The asynchronous designs employ a novel CAD flow that uses the same CAD tools and design flow as clocked design. The primary goal of this paper is to design and compare multi-frequency asynchronous and synchronous 16-point and 64-point FFT architectures. These designs are also compared against other outstanding single clock frequency FFT architectures for area, energy and performance. Overall the clocked multi-frequency 64-point FFT shows a 10.2× improvement in performance and 2.0× improvement in energy per operation over a comparable low energy single frequency design, but at a cost of 6.1× greater area. The multi-frequency asynchronous design improves upon the multi-frequency clocked design by a factor of 2.4× reduction in both area and energy per point, and a 3.2× improvement in performance.
II. BACKGROUND
One of the major benefit of synchronous design is the presence of mature CAD tools and flows, which enables quick development of complex designs. To allow rapid development of asynchronous designs, a novel relative-timing (RT) based design flow is used. This flow allows asynchronous design elements to be specified and characterized for use with the synchronous CAD tools. These elements can be directly inserted in designs with supporting constraints to enable synthesis, place and route, timing driven sizing, optimization and validation to be performed on them. This flow also allows 
A. Relative Timing
The effect of time on a system is to order and sequence events. Relative timing (RT) is a method of modeling and controlling the results of circuit timing. A RT constraint consists of a common timing reference and a pair of events that are ordered in time for correct circuit operation. We call the common reference a point-of-divergence, or pod, and the ordered events the point-of-convergence, or poc. A constraint is represented as pod → poc0+m ≺ poc1 where poc0 must occur in time before poc1 with margin m. Hence the maximum path delay from pod to poc0 must be less than the minimum path delay from pod to poc1. This can easily be represented by two related design constraint equations set_max_delay and set_min_delay, which perform timing driven synthesis that enforce the constraints on the logic paths. The RT constraints for a traditional clocked linear pipeline and a handshake linear pipeline are shown in Fig. 1 and 2 .
B. Asynchronous CAD Tool Flow
The asynchronous CAD tool flow used is summarized in Fig. 3 . Asynchronous controllers are designed and characterized [5] . Controller design begins with a specification, which is synthesized either by hand or by using asynchronous synthesis tools like petrify, 3D, minimalist. [6] . The result is a circuit definition which is then tech mapped to gates of the standard cell library. To ascertain the proper functioning of the circuit, a reset signal is added to the circuit to ensure all wires in it are defined and also to allow it to start in the correct state. A new specification is created with reset which is then verified against the implementation to generate RT constraints [7] . RT paths are used for performance and correctness reasons. RT constraints are represented as two separate delay paths mapped to set_max_delay and set_min_delay algorithms. Timing in sequential circuits must be represented as directed acyclic graphs (DAGs) to the synchronous CAD tools for performing timing driven sizing, optimization and static timing analysis (STA). Hence RT paths are used to constrain the timing arcs which can be cut by the tools to generate the acyclic timing graph. Structural asynchronous Verilog elements are hereby created and characterized with timing and cycle cut constraints.
The characterized Verilog design elements are used in a complete architecture. The RT constrained architecture can then be passed through the same synchronous CAD tools and flows as the clocked design it is compared against. This involves synthesis, place and route, simulation, timing validation and timing closure. Everything other than the asynchronous handshake control elements (the LC blocks in Fig. 2) x 0 (0)
Fig. 4 . Multirate FFT Architecture [3] is synthesized and place and routed similar to synchronous design. The exact same scripts were used for synthesis and place and route (other than the clock distribution and gating algorithms), providing a more accurate comparison between the clocked and asynchronous architectures.
C. FFT Architecture
The FFT is an algorithm that requires global dependencies, but it can be derived in a multirate form that allows a hierarchical representation as shown in Eqn. 1 [3] . This multirate architecture exploits performance from concurrency by allowing parallel computations to occur at reduced frequencies. The equation represents N 2 FFTs using N 1 values as the inner summation, which are scaled and then used to produce N 1 FFTs of N 2 values. This representation has the advantage that it takes a high frequency stream and decimates it so that each of the internal FFTs operate at a lower decimated data stream frequency. This allows the architecture to simultaneously have lower energy and higher performance.
(1) The general architecture derived from Eqn. 1 is shown in Fig. 4 . There are three architectural control structures: a decimator, expander, and crossbar block. Each of the N i blocks can be another hierarchical instance of the design where i is the size of the FFT performed in that block. The values of N 1 × N 2 equals N 1 or N 2 at the higher level in the hierarchy.
The decimator block down-samples the input stream [8] . For a sampled signal x(n), the output of the M -fold decimator is given by y(M n). The sampling of the N 2 decimator is arranged in a regular repeating fashion where the first sample is steered to the first output stream, the second to the second stream and so on. The M th item is steered back to the first stream. This effectively produces M parallel streams operating at 1/M the frequency of the input.
The expander block is the dual of the decimator block. They take M low-frequency streams and up-sample by combining them into a stream that has an M -fold higher frequency. In the FFT architecture, the expander operates on a stream of data x 0 (m 2 ), . . . , x N −1 (m 2 ) reproducing a stream at the original frequency and in the correct functional order for the algorithm.
Product blocks multiply a stream of results coming from the N 1 point FFT units by a set of constant values. Both constants and results are complex numbers, requiring four multiplications and two additions per sample. The constants , where m 1 = 0, . . . , N 1 − 1 and
The crossbar switch maps results from the product block to the N 2 FFT units. The N 2 FFT units take a transform of time displaced Fourier transform samples. Each N 1 -point FFT provides one data sample to each of the N 2 -point FFT units. The first row of the N 2 FFT units takes the first sample from each of the N 1 rows, the second row the second sample, and so on. This is implemented by performing an N 2 up-sampling followed by a N 1 down-sampling. Another solution is to steer the data to N 2 N 1 -way decimators, followed by N 1 N 2 -way expanders. Decimator sequencing here is different than that of the top level block because it steers the first N 2 samples to each row before moving onto the next row.
III. FFT DESIGN Multi-frequency asynchronous and clocked 64-point FFT designs are implemented from the architecture block diagram shown in Fig. 4 . Both designs are hierarchically decomposed at the top level such that N 1 = 16 and N 2 = 4. The 16-point FFT implementations are also hierarchically decomposed with N 1 = N 2 = 4. The terminal hierarchical nodes in the designs is the 4-point FFT blocks since it can be implemented with simple add and subtract operations due to the value of the constant data values. There are four frequency domains in this design. The frequency of the incoming data is f , which gets decimated to derive f /4, f /16 and f /64 frequencies.
The datapath for all the designs are specified behaviorally with the control being the only differentiating point. The asynchronous design is implemented as a bundled data pipeline (Fig. 2) . The LC block that controls timing and sequencing is a 4-phase handshake protocol similar to that in Fig. 5 . This cell generates a local clock signal to control the pipeline stage based on the handshake with the adjacent handshake controllers.
These designs operate on fixed-point data. The input and output are 32 bits wide, with the upper 16 bits representing the real value and the lower 16 representing the imaginary value. The fields use twos complement representation of signed numbers that are decimal values less than or equal to plus or minus one. The first four bits are used for the whole part of the number and the rest 12 bits for the fractional part.
A. Asynchronous Design
The first step in an RT asynchronous design is to create and characterize the handshake elements. This design uses four circuit elements: a linear pipeline controller (LC) (Fig. 5) , a 2-input Fork/Join element, the decimator and expander. The LC circuit interfaces two pipeline stages by controlling the protocol between the stages and storing one data word (Fig. 2) . The fork (Fig. 6) broadcasts a request from a sender to two receivers. The ack from the two receivers is synchronized with a C-element before being passed on to the sender [9] . The join element contains the same logic and is the dual of the fork. Requests from two senders are first synchronized before being sent to a receiver, while the ack signal from the receiver is broadcasted to both the senders. Fig. 8 shows the design of the 4-way decimator. It consists of a ring connected shift register with one bit asserted to steer the requests to four different pipelines based on the value in the shift register. The req and the ack signals are active high. Since only one acknowledgment is active at a time, the four ack signals are passed through an OR gate. Values in the shift register update when the input request goes low. The circuit is characterized for its timing constraints. As long as the shift register can change in one half cycle time (before the next req occurs), this logic will operate correctly. Note that this block adds a 2-input AND gate delay on the request path and a 4-input OR gate delay on the acknowledge path. This is the only overhead of the decimator, and adds approximately 8 gate delays to the cycle time of the architecture, allowing it to operate at approximately a 16 gate delay cycle time. This resulted in a frequency that was close to 1.3 GHz, which we deemed as a sufficiently fast performance target.
The design of the asynchronous expander in Fig. 10 is similar to the decimator. It includes an N i -bit ring connected shift register and some combinational gates to select the data and control signals to be driven to the output channel.
Once these blocks were designed the top level asynchronous architecture was built by simply composing the pipeline control and datapaths together. We employed a hierarchical structural design style which was almost identical to drawing and connecting block level schematics for the design. In this method a functionally correct design was hierarchically designed and validated for performance and correctness. First a simple 4-point FFT was built, which was used to build a 16-point FFT, and then these components were integrated into the 64-point FFT. The dataflow graph of a 4-point FFT is shown in Fig. 11 . The pipelined asynchronous control logic for that design is shown in Fig. 12 . The design of the pipeline was almost as simple as drawing the figure for the paper, where the butterfly network and first set of adders are between stages LC1 and LC2, the second butterfly network and adders are between stages LC2 and LC3, and the last network convolution is between stages LC3 and LC4. Following is a code snippet from the design to give you a flavor of the RTL. Some liberty is taken in the syntax to compress the example. This shows a pipeline stage at the input of the design that feeds into the next stage of 16-point FFTs. Each pipeline stage and structural block is similarly designed. Performance and functionality optimizations in an asynchronous design are somewhat independent operations. A design that is functionally correct can be created relatively quickly. However, particularly for multi-frequency designs, some effort is needed to balance the cycle times and pipelining to optimize performance. This is very different from clocked design where performance and pipelining are essential for correct functionality, and part of the initial specification.
A primary aspect of optimizing performance of an asynchronous architecture is to calculate the critical paths and focus on those. Experimenting with the power-performance tradeoffs allowed us to quickly identify the critical paths in the asynchronous design. Due to the multirate architecture, it was not the complex multipliers or adders that operate at 1/4, 1/16, or 1/64 the input frequency. Rather, the top level decimators and expanders limit the operating frequency of the design. We therefore focused on designing high throughput decimators and expanders.
The performance optimizations will be illustrated with the 4-point FFT pipeline shown in Fig. 11 and 12 . From a correctness perspective, the data through the expander could pass straight through the expander through the butterfly network to the adders. However, this would create too long a cycle time at the decimators. Increased performance is obtained by adding pipeline stages before and after the decimators and expanders since they are the critical paths in the design.
The next power-performance optimization of the asynchronous 4-point FFT design was to determine the frequency target for the smallest area and lowest power adder in the given technology. A 16-bit ripple carry adder needed about 860ps in this technology, so that became the performance target of the 4-point FFT design. This was less than the time available for the computation (3ns in the top level 64-point block and 12ns in the 16-point blocks at 1.3 GHz operating frequency). However slowing the operation down beyond 860ps simply adds more area, energy, and latency to the control path.
An additional performance critical aspect of a design is due to pipeline synchronizations. Adding or removing pipeline stages in an asynchronous design can be employed to remove forward and backward stalls in an architecture. This has been referred to as "slack matching" in the asynchronous literature [10] . Therefore a version of the performance critical 4-way decimator was designed as a 2×2 pipelined decimator to increase throughput and reduce sensitivity to backward stalls. Likewise the crossbar and 16-way expander in the 64-point design of Fig. 13 have been pipelined. The asynchronous design was built using "natural" pipelining for each block with pipeline performance targets based on the top level architecture. For example, pipeline stages exist between the adders of the design whereas they can be removed from a performance perspective. A few modifications to the original pipeline structure have been made to improve area in the "async-opt" design.
B. Synchronous Design
The synchronous FFT is designed using the same architecture in Fig. 4 . It consists of clocked decimators and expanders (Fig 7 and 9) . The 4-point synchronous FFT design is a six deep pipeline. Fig. 7 shows the clocked 4-way decimator. The design consists of a high frequency register bank and a low frequency register bank, a clock divider, and a shift register to track the relationship between the two clocks. The shift register must be properly initialized in relation to the global state of the circuit based on data arrival to ensure proper data steering. The data is incrementally latched into the high frequency register bank. At the low frequency clock the data is then shifted into the low frequency register bank, where it is sampled at a 1/N 2 frequency. The expander in Fig. 9 is the dual of the decimator. The parallel data stored into a low frequency register is streamed and stored in the output register based on the higher frequency clock. The channel selection is dependent on the shift register and requires properly initialization similar to the decimator. IV. RESULTS These circuits use the Artisan academic library in IBM's 65nm 10sf process. The circuits were designed in behavioral Verilog, synthesized using Design Compiler, and place and routed using SoC Encounter. Circuits were simulated for timing and functional correctness using Modelsim with postlayout parasitics back-annotated. Testing was performed using pre-defined input vectors which included 1024 random numbers. Both 64-point FFT circuits have less than ±0.3% variation as compared to MATLAB FFT computation. Various performance parameters including forward latency, cycle time, and throughput were also generated from the simulation along with VCD (Value Change Dump) file. The simulation VCD file along with the parasitics of the place and routed design was used to calculate the power numbers for each design by PrimeTime PX.
Tab. I and II summarize these multirate designs against several other designs. These 16-point implementations are compared against a design that is similar in architecture [11] . The 64-point benchmark is a low power Texas Instruments design [12] . Performance is measured as the time to completely process 1024 samples.
The simplicity of making architectural and performance modifications to the asynchronous design allowed us to quickly explore a simple area improvement to our asynchronous architecture. The 64-point architecture contains four 16-point FFT's. Each of these contain three complex multipliers operating at 1/16 the top level frequency. At this frequency the multipliers could be shared, removing 8 complex multipliers from the design (Async-opt) resulting in an overall 18% area reduction. This modification had a minor positive affect on performance and negative affect on latency and energy per point. Other modifications that reduce area at little or no energy and performance cost can also be explored, as well as other optimizations based on target versus required frequencies. Asynchronous designs are particularly amenable to such architectural explorations.
For comparison, results in these tables are optimistically scaled to an equivalent for 65nm technology node by using theoretical constant-field scaling assuming the scaling factor κ = 1.43 per node (let s = 1/κ = 0.7) [13] . This results in delays in the tables multiplied by s, s 2 , and s 6 for the 90nm, 130nm, and 600nm nodes. Energy values are scaled by s 3 , s 6 , and s 18 . Area reduces by s 2 per generation. The biggest advantage of this multi-frequency architecture against the others comes in the form of throughput. These designs can sustain a rate of one data point per clock cycle,
Crossbar 4x16 The asynchronous design also provides a substantial reduction in latency. From an idle start, the asynchronous 16 and 64-point designs can complete processing 1024 samples over 8 and 32 times faster respectively than the benchmark designs. Multi-frequency design also shines in energy per sample. The asynchronous designs consume approximately one-fourth the energy per sample of the competitors. This 16-point pipelined design is less than half the size of this comparable clocked hierarchical pipelined design. When comparing this design against the low power 64-point design from Texas Instruments, the clocked design and area optimized asynchronous designs consume six and two times the area. This points out the very different design targets and architecture styles. Their architecture shares the computation units for area efficiency at a cost of higher energy and much lower performance. The Async-opt design is significantly better than the clocked design of the same architecture. The 64-point design shows an improvement of 2.28× the energy per data point and 3.16× the performance while costing only one-third the area.
Accurately comparing FFT designs with different point sizes, technology nodes, and architectures is challenging. Tab. III therefore provides a design comparison based on three metrics -Benefit Product [15] and eτ 2 using Baireddy as the reference, and Normalized FFTs per Energy [14] . Benefits Product is the product of the area, energy, and execution time. Baas and Chong employ voltage scaling to quadratically reduce energy. Energy times square of the execution time (eτ 2 ) provides a reference that is independent of voltage scaling. The Normalized FFTs per Energy metric largely disregards performance. Those results are normalized to the 350nm node to produce the same values as reported in [14] .
V. CONCLUSIONS Multirate asynchronous and a synchronous 16 and 64-point FFT circuits were implemented and compared against published FFT designs. A novel relative-timing based flow which enables the use of pre-characterized sequential templates with synchronous CAD tools and flows to develop asynchronous circuits is used. This work demonstrated that the flow can be efficiently applied to a large asynchronous design. The relative cost of development of an asynchronous circuits with the new flow is similar to its synchronous counterpart for development of these multirate designs. The FFT circuit operates at 1.4GHz and consumes 59.2pJ of energy per data point. A 2.4×, 2.4× and 3.2× benefit in terms of area, energy and throughput respectively over its synchronous counterpart is achieved. Also a 0.48×, 4.5× and 32.20× benefit over a low power 64-point FFT design by Texas Instruments [12] as well as a 2.77×, 8.01× and 8.32× benefit over a similar 16-point FFT architecture [11] are reported respectively for area, energy and throughput. 
